FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5948 Discussions

I couldn't reconfig slave receiver in cpri core

Altera_Forum
Honored Contributor II
759 Views

Recently I design auto-rate negotiation function with cpri and altgxb_reconfig core. 

I could reconfig master and slave transimtter successfully, however I couldn't reconfig slave receiver. 

I am using quartus 10.0 sp1; the start channel of slave receiver is the default value 4;altgxb_reconfig core is in continous write mode;rx_tx_duplex_sel is set to 0x01; logical_channel_address is set to 0x4; reconfig_mode_sel is set to 0x5. 

 

But two reconfig_clk cycles after the write_all asserted, the busy signal is de-asserted and the error signal is asserted for two reconfig_clk cycle 

Why that?
0 Kudos
0 Replies
Reply