I couldn't reconfig slave receiver in cpri core

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

I couldn't reconfig slave receiver in cpri core

907 Views

Recently I design auto-rate negotiation function with cpri and altgxb_reconfig core.

I could reconfig master and slave transimtter successfully, however I couldn't reconfig slave receiver.

I am using quartus 10.0 sp1; the start channel of slave receiver is the default value 4;altgxb_reconfig core is in continous write mode;rx_tx_duplex_sel is set to 0x01; logical_channel_address is set to 0x4; reconfig_mode_sel is set to 0x5.

But two reconfig_clk cycles after the write_all asserted, the busy signal is de-asserted and the error signal is asserted for two reconfig_clk cycle

Why that?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.