FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5951 Discussions

I have downloaded HDLC IP from opencores which is having front side bus as wishbone, I am using CYCLONE 4 FPGA with NIOS II processor. I want to interface HDLC IP to NIOS processor(AVALON BUS) please explain how to interface.

scp001
Beginner
251 Views
 
0 Kudos
1 Reply
KeenYewL_Intel
Moderator
123 Views

Hi there, i believe this is a 3rd party IP from Intel PSG design partner. I would like to suggest perhaps you could refer to this link to contact the design house directly to get the info that you need.

https://www.intel.com/content/www/us/en/programmable/solutions/partners/partner-profile/digital-core...

 

Reply