FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

IOPLL rst input

Altera_Forum
Honored Contributor II
‎03-22-2016 10:35 PM
1,090 Views

I instantiated an IOPLL in an Arria 10 SoC design and tried to tie the rst input to logic 0. Quartus Prime won't let me do that. I don't want to reset the PLL and the user guide does not say that a reset is required (although the pin has to be there). Why can't rst just be tied off to the inactive state? 

 

Thanks, 

Bob
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.