FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

about timing problem of FIR II IP

Altera_Forum
Honored Contributor II
806 Views

Hi all, 

 

I want to use fir II IP , 4 channel data input the fir behind time-sharing , 

they share the same coefficient bank.  

But I don't know the correct input timing of fir?
0 Kudos
0 Replies
Reply