Interpretation of Gbaud value mentioned in the RapidIO spec

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Interpretation of Gbaud value mentioned in the RapidIO spec

851 Views

Hello,

As per the RapidIO spec 2.2, the max Gbaud rate supported per lane is 6.25.

Per my understanding, 8b/10b encoding is always to be used. So that means that the max Gbaud rate supported per lane in terms of the rapidio packet bytes after decoding will be 6.25 * 0.8 = 5 Gbaud.

Further, the figure of 5 Gbaud is inclusive of the header, padding and CRC bytes, and if we strip those away, the theoretical maximum data transfer rate will decrease further.

Can anyone please confirm my understanding?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.