FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6424 Discussions

Interpretation of Gbaud value mentioned in the RapidIO spec

Honored Contributor II


As per the RapidIO spec 2.2, the max Gbaud rate supported per lane is 6.25. 

Per my understanding, 8b/10b encoding is always to be used. So that means that the max Gbaud rate supported per lane in terms of the rapidio packet bytes after decoding will be 6.25 * 0.8 = 5 Gbaud. 


Further, the figure of 5 Gbaud is inclusive of the header, padding and CRC bytes, and if we strip those away, the theoretical maximum data transfer rate will decrease further. 


Can anyone please confirm my understanding?
0 Kudos
0 Replies