Inverted clock for flipFlop in dsp builder

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Inverted clock for flipFlop in dsp builder

867 Views

Hi,

I am implementing a MAxPlus project in DSp-Builder.

2) In one part of circuit the clock input of the FlipFlop is inverted using an inverter. how I can implement this in DSP-builder?

3) If i try to use HDL import it gives error of Multiple clock due to same above reason. Any idea how to fix this issue?

kind Regards

Hamid jabbar

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.