FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
공지
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 토론

Is clock neede in DSP builder design?

Altera_Forum
명예로운 기여자 II
1,428 조회수

Is it necessary to add a clock in DSP builder design?

0 포인트
6 응답
Altera_Forum
명예로운 기여자 II
591 조회수

I'm not 100% certain on on the clock is essential, but if you don't add a clock to a DSP builder design then when you compile it you will have no clock definition (as required in the .sdc file) and it will not try to acheive a required Fmax. Also, I think it will need the clock in order to simulate the design in Simulink.

0 포인트
Altera_Forum
명예로운 기여자 II
591 조회수

Thanx but i am talking about desinging with DSP biulder not with Simulink....

0 포인트
Altera_Forum
명예로운 기여자 II
591 조회수

DSP Builder is an add-on for Simulink in MATLAB...

0 포인트
Altera_Forum
명예로운 기여자 II
591 조회수

You need to use a clock block to derive the clock rate, else it will just assume it is running at 50 Mhz. You wont find any clock pin in the design, but after you have compile it, from the top level VHDL file, you will notice there is a clock input pin that required to connect to a clock source from hardware.

0 포인트
Altera_Forum
명예로운 기여자 II
591 조회수

Using the DSP Builder Standard blockset you should add the Clock Block. Using DSP Builder Advanced blockset, clock settings are on the Signals block.

0 포인트
Altera_Forum
명예로운 기여자 II
591 조회수

Yes, those blocks are needed to configure the clock setting in DSP builder design.

0 포인트
응답