FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6424 Discussions

Is it possible to connect the output of a Cyclone V dynamic delay chain to an ALTLVDS_RX SERDES receiver?

AFien
Beginner
601 Views

I am using the ALTIOBUF IP core to control the dynamic delay chain. I was hoping to use the delay chain to fine-tune a DDR LVDS interface.

 

Thanks!

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
366 Views

Hi ,

In Cyclone V , the delay chain did not have any connection to Alt LVDS .

 

0 Kudos
Reply