FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5951 Discussions

Is it possible to connect the output of a Cyclone V dynamic delay chain to an ALTLVDS_RX SERDES receiver?

AFien
Beginner
340 Views

I am using the ALTIOBUF IP core to control the dynamic delay chain. I was hoping to use the delay chain to fine-tune a DDR LVDS interface.

 

Thanks!

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
105 Views

Hi ,

In Cyclone V , the delay chain did not have any connection to Alt LVDS .

 

Reply