FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

Is there a SPI core IP which is 'run-time programmable'?

ADinc
Beginner
318 Views

The SPI core described in Embedded Peripherals IP User Guide (UG-01085) is not flexible with Master/ Slave, CPOL/CPHA, MSB/LSB settings. They have to be set at the system generation time but I need host SW to program these flexibly.

Thanks,

Asli

0 Kudos
0 Replies
Reply