- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi there,
I've got 2 questions related to how to setup my JESD Qsys IP for the TI ADS54J60 ADC.- Is it correct to fill-in a data rate of 5 Gbps in the Qsys window with the configuration as shown below?
- (1 Gsps * 2 ADCs * 16 bits * (10/8))/ 8 lanes
- Is it correct to calculate the link clock as: 5 Gbps/40 = 125 MHz?
- I don't really understand where this 40 is coming from/based on.
- Tags:
- qsys
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi!
I faced the similar problem) 1. If we consider Altera IP Core the data rate is supposed to be the data rate per EACH lane (NOT total data rate per all link lanes). 2. Link clock == Data rate (per each lane)/40 User Guide, p 4-19 "The timing reference for the JESD204B IP core.The link clock runs at data rate/40 because the IP core is operating in a 32-bit data bus architecture after 8B/ 10B encoding." As far as I understood link clock == 125MHz, frame clock == 250MHz Best regards!
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page