FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5746 Discussions

JESD204B IP Core and variable sampling clock?

VBart
Beginner
232 Views

Hello,

 

I have a requirement that my sampling clock might be varying about 5-10%. Is it possible to do it with the JESD204 IP Core? What are the steps involve then?

0 Kudos
1 Reply
Nathan_R_Intel
Employee
97 Views

Hie,

 

The sampling clock is the device clock or reference clock to the FPGA Tx PLL and RX CDR. The transceiver FPGA PLL has a PPM limit of +/-100 PPM for JESD IP. If the variation is within this PPM tolerance, the JESD204 IP core can work with it. However, 5-10% is more than +/- 100PPM. Hence, it will not work for FPGA JESD 204B IP Core. The only way to make this work is to use another external clock controller chip to maintain the PPM before feeding it to the FPGA.

 

Regards,

Nathan

 

Reply