FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6424 Discussions

JESD204B configuration error

David32
New Contributor I
876 Views

Hi,

I am targeting an Arria 10 SX to receive data from a TI ADC09QJ800 (quad ADC).

The ADC device will link over 4 lanes and convert at either 9 or 8 bits.

I am trying to configure the JESD204B IP within the IP Editor (Quartus Prime Pro 22.4) but get

an error message:

"Select Design" (ED_TYPE) "DATAPATH" is out of range: "None"

See the attached screenshots.

Could someone help me decipher this somewhat cryptic message.

Thanks

David

 

0 Kudos
1 Solution
David32
New Contributor I
820 Views

solved by deleting current IP variant and starting again from scratch.

View solution in original post

0 Kudos
3 Replies
ZH_Intel
Employee
834 Views

Hi David,

 

Thank you for reaching out.

Just to let you know that Intel has received your support request and currently we are confirming the details with our internal team.

Allow me some time to look into your issue. I shall come back to you with findings.

 

Thank you for your patience.

 

Best Regards,

ZulsyafiqH_Intel



0 Kudos
David32
New Contributor I
821 Views

solved by deleting current IP variant and starting again from scratch.

0 Kudos
ZH_Intel
Employee
756 Views

Hi David,

 

Thank you for your reply.

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread.


Thank you.

Best Regards,

ZulsyafiqH_Intel


0 Kudos
Reply