FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

LVDS SERDES using external PLL from IOPLL

KRoma6
Beginner
408 Views

Hello,

I am using the LVDS SERDES IP with external PLL provided by the IOPLL. I configured the IOPLL as recommended in the LVDS SERDES IP for Cyclone 10 GX but I am getting an error:

"ext_<clock name> has a export signal, but <clock name> does not."

 

This is true for all three clock input from the IOPLL to the LVDS SERDES.

Any idea on how to fix this?

 

KRoma6_1-1595624426773.png

 

KRoma6_0-1595624307914.png

 

0 Kudos
3 Replies
JonWay_C_Intel
Employee
352 Views

Hi @KRoma6 

Did you use the PLL setting: Access to PLL LVDS_CLK/LOADEN output port 

If yes, could you try this on the RTL instead of the Qsys platform?

Lets narrow down if this is a Qsys platform connectivity issue or an LVDS IP issue.

 

KRoma6
Beginner
346 Views

Hi JonWay,

Yes I tried both options for the "Access to PLL LVDS_CLK/LOADEN output port": <"LOADEN 0" and "LOADEN 0 & 1">. 

 

So you want to export these signals and connect them within a module?

 

 

 

 

JonWay_C_Intel
Employee
341 Views

Generate HDL for both the LVDS and PLL IP. Create a top RTL file and instantiate both IPs there. Connect them together by RTL coding. Check if the problem is still there or not.

Reply