FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

Making altera's memory controller slower

Altera_Forum
Honored Contributor II
839 Views

Hello, 

I'm using gaisler's LEON3 processor on a DE4 board and altera's memory controller for the DDR2 memory. The thing is I want the memory to be slower when answering read instructions, I would like to set X cycles of delay on each memory read op. Is that doable? If so, how can I do it? 

 

Thanks in advance, 

Eduardo.
0 Kudos
0 Replies
Reply