- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Stratix 10 1SG280LU3F50E1VG
Quartus 18.0.0.0 Build 2019 04/25/2018 SJ Pro Edition
Patches Installed: 0.06
We wanted advise on how to do Scemi clock control. I am using a PCIe HIP and using its clock as input to the DUT too in order to avoid any clock domain crossing issues with different clocks. So, I use this clock as uncontrolled clock and gate/ungate it to drive the controlled clock. There are 35 zceiClockControl instances and the controlled clock is ungated when each one of them is ready. This causes a lag in the controlled clock from uncontrolled.
Link Copied
5 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You can use clock control IP. You can refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-clkpll.pdf page 47.
How do you measure the lag for the controlled clock from uncontrolled?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Any update?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
No rigorous measurements - just from observing the signal tap logic analyzer output.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You have to check if you have written the correct constrain and the timing is closed for your design.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
any update?
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page