FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

Needs help on clarification on Scemi clock control

Naveena_P_Intel
Employee
481 Views

Stratix 10 1SG280LU3F50E1VG

Quartus 18.0.0.0 Build 2019 04/25/2018 SJ Pro Edition

Patches Installed: 0.06

 We wanted advise on how to do Scemi clock control. I am using a PCIe HIP and using its clock as input to the DUT too in order to avoid any clock domain crossing issues with different clocks. So, I use this clock as uncontrolled clock and gate/ungate it to drive the controlled clock. There are 35 zceiClockControl instances and the controlled clock is ungated when each one of them is ready. This causes a lag in the controlled clock from uncontrolled.

0 Kudos
5 Replies
Kenny_Tan
Moderator
161 Views
You can use clock control IP. You can refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-clkpll... page 47. How do you measure the lag for the controlled clock from uncontrolled?
Kenny_Tan
Moderator
161 Views
Any update?
Naveena_P_Intel
Employee
161 Views

​ No rigorous measurements - just from observing the signal tap logic analyzer output.

Kenny_Tan
Moderator
161 Views
You have to check if you have written the correct constrain and the timing is closed for your design.
Kenny_Tan
Moderator
161 Views
any update?
Reply