FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

PCI Burst Read Transaction, Not Avalable, Please Help!

Altera_Forum
Honored Contributor II
‎11-30-2012 02:27 AM
1,379 Views

I used PCI IP Core(Pci_compiler and Master&Target Mode, Default Option) and testbanch source(modify) in pci_compiler manual 

But don't pci master burst read transaction.(PCI Master burst Write Transaction is vary well transaction) 

 

I do some signal check! 

1) request signal -- ok! 

2) grant signal -- ok!(my target(pci master) Address and C/BE# load -- ok) 

3) Initiator Ready signal(IRDY) -- ok! 

4) Target Ready signal(TRDY) -- fail! <-- I don't understand, Why don't pc(target) Ready 

 

please help me,, Why Target(PC) TRDY Signal don't assert
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.