FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5953 Discussions

PCI Burst Read Transaction, Not Avalable, Please Help!

Honored Contributor II

I used PCI IP Core(Pci_compiler and Master&Target Mode, Default Option) and testbanch source(modify) in pci_compiler manual 

But don't pci master burst read transaction.(PCI Master burst Write Transaction is vary well transaction) 


I do some signal check! 

1) request signal -- ok! 

2) grant signal -- ok!(my target(pci master) Address and C/BE# load -- ok) 

3) Initiator Ready signal(IRDY) -- ok! 

4) Target Ready signal(TRDY) -- fail! <-- I don't understand, Why don't pc(target) Ready 


please help me,, Why Target(PC) TRDY Signal don't assert
0 Kudos
0 Replies