FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6513 Discussions

PCIE Gen1 and Gen2 negotiation

Altera_Forum
Honored Contributor II
‎10-12-2015 03:51 PM
1,659 Views

I've got a board, that sometimes powers up with the BIOS recognising 4 lanes at Gen 2 and sometimes the BIOS only recognises 4 lanes at Gen 1. I'm using a Cyclone 5 CST part, and the hard IP controller with Avalon ST. Is there any reason why I'm not consistently getting Gen 2? 

 

Cheers, 

Simon
0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎10-13-2015 12:58 AM
445 Views

Probably some signal integrity issue causing the Gen2 data rate to fail during negotiation.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-18-2015 02:53 PM
445 Views

I've encountered this problem at my previous workplace repeatedly. 

For a starter, take a closer look at your AC coupling capacitors, to see if any are either damaged or missing (for a 4x PCIe you should have 8 of those). 

Another failure may arise from a damaged connector - the connector must be clean without any signs of scratches. 

 

Report back when you have a chance, 

Refael.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-19-2015 02:23 AM
445 Views

Agree with Refael, the connection issue might lead to signal degrade as well.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.