FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

PCIE Gen1 and Gen2 negotiation

Altera_Forum
Honored Contributor II
1,308 Views

I've got a board, that sometimes powers up with the BIOS recognising 4 lanes at Gen 2 and sometimes the BIOS only recognises 4 lanes at Gen 1. I'm using a Cyclone 5 CST part, and the hard IP controller with Avalon ST. Is there any reason why I'm not consistently getting Gen 2? 

 

Cheers, 

Simon
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
94 Views

Probably some signal integrity issue causing the Gen2 data rate to fail during negotiation.

Altera_Forum
Honored Contributor II
94 Views

I've encountered this problem at my previous workplace repeatedly. 

For a starter, take a closer look at your AC coupling capacitors, to see if any are either damaged or missing (for a 4x PCIe you should have 8 of those). 

Another failure may arise from a damaged connector - the connector must be clean without any signs of scratches. 

 

Report back when you have a chance, 

Refael.
Altera_Forum
Honored Contributor II
94 Views

Agree with Refael, the connection issue might lead to signal degrade as well.

Reply