FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Comunicados
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussões

PCIE gen4x16 example design with BFM

10
Principiante
1.495 Visualizações

Hi,

 

 

kindly resolve this problem

 

Thanks in advance

indirapriya

 

0 Kudos
3 Respostas
Rahul_S_Intel1
Funcionário
1.478 Visualizações

May I know is it default, example design or any modification you guys have made

Chellambalaji
Principiante
1.467 Visualizações

Hi Rahul,

No modifications in the files. We ran the simulation as it found the timeout value is very low. We removed timeout and rerun this, after that simulation proceeded upto Configuring EP Bars DMA operations started but not ended. Starting DMA message came and it was not proceed further.

Here Example design generated for PCIe DMA gen4x16.

Thanks,

Chellambalaji

 

 

Rahul_S_Intel1
Funcionário
1.445 Visualizações

Hi ,

This issue have to look in depth , actually repoted internally waiting for the input . Mean time can you pls help me to try the simulation on model sim 

Responder