FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5742 Discussions

PCIE gen4x16 example design with BFM

10
Beginner
284 Views

Hi,

 

 

kindly resolve this problem

 

Thanks in advance

indirapriya

 

0 Kudos
3 Replies
Rahul_S_Intel1
Employee
267 Views

May I know is it default, example design or any modification you guys have made

Chellambalaji
Beginner
256 Views

Hi Rahul,

No modifications in the files. We ran the simulation as it found the timeout value is very low. We removed timeout and rerun this, after that simulation proceeded upto Configuring EP Bars DMA operations started but not ended. Starting DMA message came and it was not proceed further.

Here Example design generated for PCIe DMA gen4x16.

Thanks,

Chellambalaji

 

 

Rahul_S_Intel1
Employee
234 Views

Hi ,

This issue have to look in depth , actually repoted internally waiting for the input . Mean time can you pls help me to try the simulation on model sim 

Reply