FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5744 Discussions

PCIe hard IP endpoint with hpg_ctrler signal

Altera_Forum
Honored Contributor I
768 Views

Hi, 

 

I'm using QuartusII 13.0.0.156, and have instantiated a PCIe 4x Hard IP block in endpoint mode for a CycloneIV. 

 

The generated VHDL includes a "hpg_ctrler" port, which, according to the documentation and common sense, should not exist in endpoint mode. Am I missing something obvious here? 

 

Simon
0 Kudos
0 Replies
Reply