FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

PCIe hard IP endpoint with hpg_ctrler signal

Altera_Forum
Honored Contributor II
‎06-04-2013 08:10 AM
860 Views

Hi, 

 

I'm using QuartusII 13.0.0.156, and have instantiated a PCIe 4x Hard IP block in endpoint mode for a CycloneIV. 

 

The generated VHDL includes a "hpg_ctrler" port, which, according to the documentation and common sense, should not exist in endpoint mode. Am I missing something obvious here? 

 

Simon
pcie.vhd
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.