FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5741 Discussions

Pos phy spi-4.2 ip core

Altera_Forum
Honored Contributor I
749 Views

Hi 

i am trying to establish a communication between two Cyclone-IV FPGA based boards with the help of SPI IP core. 

I am trying at 100 Mbps data rate 

a0_arxval signal is asserted if a particular data is transmitted from the transmitter 

if i change the data with insertion of 0's then a0_arxval is not getting asserted. 

what are the factors affecting my system?? 

can anyone suggest me the reasons?? 

 

regards  

nagendra
0 Kudos
0 Replies
Reply