Possible reasons for BIOS not initializing the PCIe BARs in Stratix4GX PCIe HardIP

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Possible reasons for BIOS not initializing the PCIe BARs in Stratix4GX PCIe HardIP

1,075 Views

I am trying to understand possible reason on why sometimes the Base Address Registers in Stratix4GX HardIP is not getting initialized. I did the PCI device serach and it is able to find the Stratic4 GX PCIe hard IP. But sometimes the BIOS is not initializing the Base address registers. What can cause this? Is this a 100MHz reference clock or reset issue? But if so why it is able to find the device?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.