FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5917 Discussions

Propagation Delays for DSP Builder primitives?

Altera_Forum
Honored Contributor II
785 Views

Hello! 

 

How can one fine the Propagation Delays for DSP Builder primitives? 

 

How could the simulation in Modelsim-Altera be done in 'post-place and route' mode? while using "TestBench" block from DSP Builder blockset. 

 

In my design even I use primitives (like simple/complex multipliers and adders, divider, etc ) with 0 pipeline stage, still ModelSim shows 12 clock cycle for results to become stable. 

 

If I use this design with constant inputs it produces correct results (not sure but may be with 12 cycle delay of default clock). How can it be fitted within a system running at certain clock frequency? 

 

Thank you! 

Best regards-
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
110 Views

are you using Advanced Blockset?

Altera_Forum
Honored Contributor II
110 Views

No Sir. I am using 'Altera DSP Builder Blockset'. Version 11.0.

Reply