- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello!
How can one fine the Propagation Delays for DSP Builder primitives? How could the simulation in Modelsim-Altera be done in 'post-place and route' mode? while using "TestBench" block from DSP Builder blockset. In my design even I use primitives (like simple/complex multipliers and adders, divider, etc ) with 0 pipeline stage, still ModelSim shows 12 clock cycle for results to become stable. If I use this design with constant inputs it produces correct results (not sure but may be with 12 cycle delay of default clock). How can it be fitted within a system running at certain clock frequency? Thank you! Best regards-Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
are you using Advanced Blockset?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
No Sir. I am using 'Altera DSP Builder Blockset'. Version 11.0.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page