FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

RSFEC decoder is not generating output

appu_123
New Contributor I
320 Views

we are generating RSFEC decoder IP  we are providing required signal as input but we are not able to see output in modelsim

Ashwi_1-1618894150872.png

 

0 Kudos
1 Solution
SengKok_L_Intel
Moderator
291 Views

Hi,


This is suggested to use the example design to run the simulation. You can generate the example design from the IP GUI. From the generated example design, there is a simulation_scripts folder. You can refer to the script over there to run the simulation.


\rs_ii_0_example_design\simulation_scripts


Regards -SK


View solution in original post

3 Replies
SengKok_L_Intel
Moderator
292 Views

Hi,


This is suggested to use the example design to run the simulation. You can generate the example design from the IP GUI. From the generated example design, there is a simulation_scripts folder. You can refer to the script over there to run the simulation.


\rs_ii_0_example_design\simulation_scripts


Regards -SK


appu_123
New Contributor I
268 Views

Thank you @SengKok_L_Intel  issue solved

SengKok_L_Intel
Moderator
244 Views

If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


Reply