FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

RSFEC decoder is not generating output

APPU_appu
New Contributor I
551 Views

we are generating RSFEC decoder IP  we are providing required signal as input but we are not able to see output in modelsim

Ashwi_1-1618894150872.png

 

0 Kudos
1 Solution
SengKok_L_Intel
Moderator
522 Views

Hi,


This is suggested to use the example design to run the simulation. You can generate the example design from the IP GUI. From the generated example design, there is a simulation_scripts folder. You can refer to the script over there to run the simulation.


\rs_ii_0_example_design\simulation_scripts


Regards -SK


View solution in original post

3 Replies
SengKok_L_Intel
Moderator
523 Views

Hi,


This is suggested to use the example design to run the simulation. You can generate the example design from the IP GUI. From the generated example design, there is a simulation_scripts folder. You can refer to the script over there to run the simulation.


\rs_ii_0_example_design\simulation_scripts


Regards -SK


APPU_appu
New Contributor I
499 Views

Thank you @SengKok_L_Intel  issue solved

0 Kudos
SengKok_L_Intel
Moderator
475 Views

If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


Reply