PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
This is suggested to use the example design to run the simulation. You can generate the example design from the IP GUI. From the generated example design, there is a simulation_scripts folder. You can refer to the script over there to run the simulation.
This is suggested to use the example design to run the simulation. You can generate the example design from the IP GUI. From the generated example design, there is a simulation_scripts folder. You can refer to the script over there to run the simulation.
If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions.
