FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6379 Discussions

RapidIO II IP core with management module disabled

Altera_Forum
Honored Contributor II
926 Views

I have instantiated a RapidIO II IP core and unchecked the "Enable Maintenance module" checkbox. For some reason, the maintenance module Avalon-MM master port (mnt_master) still exists in the instantiated IP. Is there a reason for this? I just want to make sure that I do not need to implement something in my logic to interact with this port. I do not plan on using maintenance requests in my implementation. 

 

FWIW, I am using a Cyclone V SX SoC. I am using Altera Quartus II SJ 15.0.2 and implementing my design (along with this IP core) in Qsys.
0 Kudos
0 Replies
Reply