FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

Regarding receiver detection logic in Arria10 Transceiver Native PHY

SKuma36
Beginner
821 Views

We are using Arria10 Transceiver PHY configured for 10Gbps data rate. The Transceiver configuration rules has been set to "PCS Direct" and the PMA configuration rules has been set to "BASIC". With this configuration, we would like to know how to enable the receiver detection logic. Kindly suggest.​

0 Kudos
2 Replies
CheePin_C_Intel
Employee
97 Views

Hi SKuma36,

 

As I understand it, you have some inquiries related to the receiver detection feature in the A10 XCVR. Please correct me if I am wrong, as I understand it, you are referring to the "Receiver Detection" feature as in the A10 XCVR PHY user guide -> "Table 181. Supported Features for PIPE Configurations". If yes, for your information, the receiver detection feature is only available with PIPE PHY but not Native PHY. Sorry for the inconvenience.

 

Please let me know if there is any concern. Thank you.

 

Best regards,

Chee Pin

SKuma36
Beginner
97 Views
Hello Chee Pin, Thanks for the response. Rgds, sunil
Reply