FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5946 Discussions

Rx word allign in high speed transceiver.

albertolr98
Beginner
232 Views

Hi, I'm trying to implement a standar PCS protocol that involves 8B/10B enconding and decoding 16bits.

To try the protocol i have made a physical loopback with some sma cables. I have confirmed that transmitter side works cause I have receive the info in another board without a problem.

The problem lies in the receiver side. When I try to read the loopback signal, no matter what I tried I don't get it to allign the info properlly.

In the receiver  word allign pattern i have tried several possibilities, like setting rx word allign mode to synchronous state machine, rx word allignment length: 20 and rx word allignment pattern to 0xA0E83 (which is the 20b equivalent of 0xBCBC or I think so) while sending a constant K28.5 (0xBCBC).

I have no clue what is happening or if I'm understanding something wrong.

Thank you in advance,

Alberto López.

0 Kudos
1 Solution
CheePin_C_Intel
Employee
201 Views

Hi,


As I understand it, you have some inquiries related to the word alignment of the XCVR RX. Since it was not mentioned which specific Quartus version, FPGA device and IP used, I am assuming that you are uisng a Native PHY IP. Generally in the Native PHY IP, you should see some presets ie GIGE. You can apply the GIGE preset and check on the word alignment pattern used. You may need only 10bits word alignment pattern. You may try to get the simple GIGE preset running then slowly customize from there.


Please let me know if there is any concern. Thank you.


View solution in original post

3 Replies
CheePin_C_Intel
Employee
202 Views

Hi,


As I understand it, you have some inquiries related to the word alignment of the XCVR RX. Since it was not mentioned which specific Quartus version, FPGA device and IP used, I am assuming that you are uisng a Native PHY IP. Generally in the Native PHY IP, you should see some presets ie GIGE. You can apply the GIGE preset and check on the word alignment pattern used. You may need only 10bits word alignment pattern. You may try to get the simple GIGE preset running then slowly customize from there.


Please let me know if there is any concern. Thank you.


albertolr98
Beginner
187 Views

Hi,

The problem as you mention was that I was trying a 20bit pattern when only a 10bit pattern was needed.

Thank you,

Alberto.

CheePin_C_Intel
Employee
175 Views

Hi,


Thanks for your update. Glad to hear that you have managed to resolve the problem.


I believe the initial inquiry has been addressed. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Reply