FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5949 Discussions

S10 PCIE fail to create design example

ASiu0
Beginner
177 Views

Hi All,

 

System configure:

 

OS: Win10

QII: 19.3

FPGA: 1SG280HH1F55I1VG

DOC: UG20032, UG20053, UG20170 , AN811

 

Question:

 

I follow the "Create the design example" section of those UG but fail to create a design example. It report error when I press "Generate Example Design" in Platform Designer. Please provide some advice for fix the issue.

 

Information attached:

 

Qsys file

Copy of error message

Log file

 

Thx

Albert

 

 

 

 

0 Kudos
4 Replies
SengKok_L_Intel
Moderator
126 Views

Hi,

 

In order to better assist you, could you please share with us the PCIe *.ip file, so that I can get the exact same setting as yours and try to generate the example design. Thanks.

 

Regards -SK

ASiu0
Beginner
126 Views

Dear SK,

 

As attached.

 

Thx.

Albert,

SengKok_L_Intel
Moderator
126 Views

Hi,

 

I don't observe the same error, the example design is able to generate in my system. Could you please refer to the attachment for the example design that you are looking for and see if this work for you?

 

Regards -SK

 

SengKok_L_Intel
Moderator
126 Views

If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 

Reply