FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6352 Discussions

SD SDI output not working

Altera_Forum
Honored Contributor II
‎01-21-2011 04:33 PM
911 Views

My design consists of the following IP blocks , and I have not been able to make it to work (no image output). The design objective is to convert 20 bits progressive parallel data to SD SDI and display on the SDI monitor. Could somebody please take a look at my blocks below to see what I did wrong?  

They are connected in order from 1 - 4. 

 

Thanks in advance. 

 

 

1. CVI (720x487- 20bit progressive parallel data , 27mhz pix clk, separate H-V sync inputs) >>> 

 

2. INTERLACER (20 bits IN-OUT via Avalon system clk = 27mhz) >> 

 

3. COLOR PLANE SEQUENCER (20bit parallel Y-C in to 10 bit sequence YCbYCr out via Avalon system clk = 27mhz) >> 

 

4. CVO (10 bit sequence in, vid clock=27mhz pix clk, preset to NTSC settings) 

Results: No image at the SDI output.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-21-2011 06:53 PM
232 Views

Hello Jimmy 

 

You could try to use the test_pattern_generator to feed the CVO only and see if it's working properly with your SDI output. 

 

Regards, 

Thiago
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.