FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

SDRAM Memory Controller

Altera_Forum
Honored Contributor II
760 Views

Hi, 

 

A newbie question. 

 

I am using your SDRAM Controller without NIOS. Can someone give some help on how to read memory with the controller? I assume you switch the az_rd_n line down to enable it and then disable the write, but that doesn't seem to work for me at all. 

 

Can some one provide an example with this component in Verilog? 

 

Thanks! 

 

Jack
0 Kudos
0 Replies
Reply