SGDMA Memory to Stream Problem

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

SGDMA Memory to Stream Problem

803 Views

Hi!

I am using SGDMA in MM -> ST configuration. The main aim is to read a frame from DDR2 SDRAM and send it to display via streaming link. I am using cycloneiii_3c120_niosii_video example design. I am only configuring lcd_sgdma to do the job. I have written a custom frame of 800x480 in DDR2 SDRAM using Nios CPU. The problem I am facing is that once the SGDMA descriptor list is built and polling starts, the program enters in stall mode. I have verified that descriptors are building correctly by using Nios II debugger. I am also checking the descriptor status to verify that there is no error in them. But still I am unable to transfer the data. What am i doing wrong? your prompt reply will be appreciated...

Regards,

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.