FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 讨论

SRIO IP core with loop simulation

Altera_Forum
名誉分销商 II
‎05-11-2016 07:42 AM
1,159 次查看

Hello, 

I'd like to know is there someone familiar with this rapid io ip core? I have met some troubles... 

While I'm doing simulation of IP core loop operation with ModelSim, I found that io_s_rd_readdata is a red line. 

I don't know how to deal with it... 

http://www.alteraforum.com/forum/attachment.php?attachmentid=12207&stc=1
预览文件
37 KB
0 项奖励

链接已复制

0 回复数
回复

周一至周五提供社区支持。请单击 此处查看其他联系方式。

英特尔不会验证所有解决方案，包括但不限于该社区中可能出现的任何文件传输。对此，英特尔不做任何明确或隐含的担保，包括但不限于对适销性、适用于特定用途和非侵权的隐含担保，以及由履约习惯、交易习惯和贸易惯例引起的任何担保。

关于编译器优化的更多完整信息，请参阅我们的 优化通知.