FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5985 Discussions

Signal input for Video LVDS SERDES Transmitter/Receiver

Altera_Forum
Honored Contributor II
770 Views

I am using the Video LVDS SERDES Transmitter/Receiver from Microtronix Inc. The output signals make good sense as they are pins that connect to a TFT display.  

 

The input signals are just tx[27:0], this is for R(7..0), G(7..0), B(7..0), HSync, VSync, PClock, and Enable. What order should be these be in? 

 

If anyone has the datasheet I would be most glad. The technical docs link at http://www.altera.com/products/ip/dsp/additional_functions_dsp/m-mtx-lvds-serdes.html gives a 404 response. 

 

Thank you!! 

Steve
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
74 Views

Please see user manual at this link. 

 

http://www.microtronix.com/ip-cores/video-lvds-serdes-transmitter-receiver-ip-core 

 

28-bits will go like this: 

 

TX_OUT_A 

TX_OUT_B 

TX_OUT_C 

TX_OUT_D 

 

[6-0] 7-bits each. And there is Input side: 

 

RX_IN_A 

RX_IN_B 

RX_IN_C 

RX_IN_D 

 

Regards-
Altera_Forum
Honored Contributor II
74 Views

Thank you, that is exactly what I needed!

Reply