Stratix 10 E-TILE reset sequence

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Stratix 10 E-TILE reset sequence

284 Views

Hello,

I have troubles with E-TILE transceiver reset sequence after device configuration.

I'm using the transceiver in Native PHY mode with reset controller (Local TRS). The transceiver serial signals are connected to QSFP loopback module on PCB.

I'm preforming digital and analog reset as described in Chapter 6.2.1 of E-Tile Transceiver PHY User Guide. I can observe that after deasserting digital reset tx_pma_ready and rx_pma_ready signals do assert. However rx_ready signal is never asserted.

If I enable TX PRBS generator and internal loopback in the transceiver then rx_ready signal is asserted.

What could cause such behavior?

Thank you!

Best regards,

Mikhail

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.