FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

Stratix AVMM with DMA Gen3x8 example ..... how to add CRA translation

Altera_Forum
Honored Contributor II
795 Views

The Stratix AVMM with DMA is a design with AVMM 64 Bit address ... I would like to make the AVMM address 32 bit and have the CRA translation enabled. 

 

Does anyone know the method to edit the "AVMM with DMA " component to enable the CRA translation ? 

 

My alternative that I did once was to append the upper 32 bit to the existing 32 bit AVMM address and present the 64 bit address to the TXS port ... this worked Ok but from a legacy perspective is not compatible with designs where the CRA translation for 32 -> 64 bit PCIe is achieved via the CRA translation. 

 

Best Regards, Bob.
0 Kudos
0 Replies
Reply