Stratix AVMM with DMA Gen3x8 example ..... how to add CRA translation

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Stratix AVMM with DMA Gen3x8 example ..... how to add CRA translation

1,000 Views

The Stratix AVMM with DMA is a design with AVMM 64 Bit address ... I would like to make the AVMM address 32 bit and have the CRA translation enabled.

Does anyone know the method to edit the "AVMM with DMA " component to enable the CRA translation ?

My alternative that I did once was to append the upper 32 bit to the existing 32 bit AVMM address and present the 64 bit address to the TXS port ... this worked Ok but from a legacy perspective is not compatible with designs where the CRA translation for 32 -> 64 bit PCIe is achieved via the CRA translation.

Best Regards, Bob.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.