FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Stratix IV GX Transceiver Dynamic Reconfiguration MIF files

Altera_Forum
Honored Contributor II
‎11-18-2011 10:24 PM
1,112 Views

I have a design implementing a triple rate SDI receiver. I'm looking at the mif file included with the AN600 reference design and I'm seeing where they've modified some of the words, but I'm looking for some documentation on what each of those words are and what they control in the transceiver. 

 

I'm not seeing anything clearly outlining the register map in the SIV handbook.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.