FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Synchronous multiple ports fifo

Altera_Forum
Honored Contributor II
‎01-04-2017 06:42 AM
1,433 Views

Hi All 

 

Is there any megafunction for multiple inputs and single output ports fifo based synchronized queue? OR Can anyone suggest other alternative ways? 

 

Thanks
0 Kudos

Link Copied

4 Replies
Altera_Forum
Honored Contributor II
‎01-04-2017 08:59 AM
679 Views

No. That is something you will have to build yourself.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-04-2017 11:38 AM
679 Views

Thanks for your reply. 

 

Can you help with this?  

 

I have one module with one input port. But input put for this module can come from multiple other modules. I should take the input FIFO basis. 

 

Thanks.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-04-2017 03:08 PM
679 Views

Then you will need to work out some way to arbitrate between the sources. 

What rate are they all running at?
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-05-2017 04:19 AM
679 Views

usually 100MHz

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.