FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

TG > VCO > SDI IP block issue

Altera_Forum
Honored Contributor II
‎12-18-2010 04:37 PM
940 Views

I have a simple test design that consist of only three IP blocks. Using Quartus 9.1, and here is the problem I can't figure out what causing it. 

 

test1: 

TG (720x486, 10bit sequence, interlace) >> VCO (preset to ntsc) >> SD SDI = No picture on the sdi monitor !! 

 

 

test2: 

TG (1920x1080, 10bit pararell, interlace ) >> VCO (preset to sdi 1080i60) >> HD SDI = Good picture !! 

 

 

Could somebody in the forum tell me what I did wrong on the TEST1 above? or may be there is bug on the TG for SD SDI? 

 

In fact, on the Test1 above, I have tried to set the TG resolution to 720x480 as well but no luck.  

 

Thanks in advance, 

 

Jimmy
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎12-29-2010 10:25 AM
233 Views

Test1 does not work because the CVO is expecting F0=244 lines and F1=243 lines in this case. The Test Pattern Generator cannot produce this sequence. You can work around this issue as follows: 

 

TG (720x487, 10bit sequence, PROGRESSIVE) >> Interlacer >> VCO (preset to ntsc)
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-05-2011 01:28 PM
233 Views

can you tell me what is VCO?

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.