FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5890 Discussions

TSE FIFO buffer for multiple packets

Konrad-Techtest
Beginner
118 Views

I am using the TSE to receive a small number Ethernet packets that arrive back to back (i.e. with the minimum inter-frame gap). 

   (100Mbps, 64byte to 512Byte payloads, UDP, 16 packets bunched...repeated every 100mS)

This is a closed system, no other packets, no auto-negotiation etc.

I have my own Avalon-ST interface that reads in-coming packets into another VHDL module.  This all works, but, my own code only buffers a single packet at a time, and I am dropping packets.

If I set the TSE FIFO Rx buffer to 8K, can I then use the Avalon-ST Ready signal to make use of the internal FIFO buffer.  That is, use back pressure to slow down my reads.

Does the TSE continue to receive multiple packets into the FIFO when the Avalon-ST Ready signal is low?

I was looking at creating my own packet wide FIFO buffer post Avalon-ST reception, but this is looking more complicated for me.

 

0 Kudos
1 Reply
Deshi_Intel
Moderator
109 Views

HI,


Typical FIFO design should contains its own threshold setting like full or empty to prevent overflow or underflow situation. (aka back pressure flow control)


If you are using TSE IP internal FIFO then it contains even more threshold control mechanism as shown in chapter 4.1.6. FIFO Buffer Thresholds (page 46).


Thanks.


Regards,

dlim


Reply