PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I set the SW_RESET bit of command_config register to 1 in the hope of reset the TSE.But this bit is always 1,it isn't automatically cleard!Can anybody tell me why?I'll apprecate for your help!
check that the TSE is getting all its clocks, including the ones on the (R)(G)MII interface. Also check the polarity of the reset signal, if you aren't using it is SOPC builder.
