FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5742 Discussions

TSE can't be softreset.what' the promble?

Altera_Forum
Honored Contributor I
767 Views

Hi ,guys! 

I set the SW_RESET bit of command_config register to 1 in the hope of reset the TSE.But this bit is always 1,it isn't automatically cleard!Can anybody tell me why?I'll apprecate for your help!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
46 Views

check that the TSE is getting all its clocks, including the ones on the (R)(G)MII interface. Also check the polarity of the reset signal, if you aren't using it is SOPC builder.

Reply