FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.

TSE: descriptor_memory

Altera_Forum
Honored Contributor II
862 Views

Hello, 

 

I've got a question regarding the TSE. In the example designs there is a "descriptor_memory". Can anybody please explain me the usage of this block? I didn't understand yet... 

 

Thanks! 

tonib
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
113 Views

Hi tonib, 

Descriptor memory, according to its name, stores sgdma descriptors which are used to dma transfer tse data. 

In your example probably this is separate onchip memory module: it is made this way to improve performance, so that sgdma has a dedicated memory channel for descriptors and must not find its way through interconnect matrix (and arbitration) to the main ram. 

You could possibily avoid descriptor memory and connect everything to main ram: if I remember correctly, a separate descr mem is not mandatory for the altera sgdma driver. 

 

Regards
Reply