FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6665 ディスカッション

TTK failed reading from PHY slave

Vamsi_21
新規コントリビューター I
2,189件の閲覧回数

Hi ,
I have generated a design example using low latency ethernet 10g mac intel Arria 10 fpga ip design example user guide. The link to the design example is below:https://www.intel.com/content/www/us/en/docs/programmable/683063/19-1-19-1/quick-start-guide.html
I have compiled the design by giving appropriate pins and while testing on the hardware, the system console is giving error as below.
error:

TTK failed reading from PHY slave_2000, cannot enable TTK functionality for this PHY. Please verify the reconfig_clk is running and ensure this PHY is not stuck in reset."

I ensured that reconfig_clk is set properly and also tried different jtag clock frequencies(24MHz, 16MHz, 6 MHz).






ラベル(1)
0 件の賞賛
1 解決策
ZiYing_Intel
従業員
1,779件の閲覧回数

Hi Vamsi,


I already sent the example design to your email and please check your email.


Best regards,

zying


元の投稿で解決策を見る

10 返答(返信)
ZiYing_Intel
従業員
2,138件の閲覧回数

Hi Vamsi_21,


Could you try building a simple one channel test design with Native PHY, TX PLL and reset controller and try linking with XCVR toolkit? This would be helpful to narrow down to XCVR channel only.


Best regards,

zying


Vamsi_21
新規コントリビューター I
2,118件の閲覧回数

Hi,
I have build the design with one XCVR channel only, but it is still showing the same error.

ZiYing_Intel
従業員
2,098件の閲覧回数

Hi Vamsi_21,


Can you try to move away from XCVR toolkit, create signaltap and monitor the TX and RX status to see if they are working fine. Just to isolate any Native PHY issue from XCVR toolkit.


Best regards,

zying


Vamsi_21
新規コントリビューター I
2,040件の閲覧回数

Hi, 
I have tried to view the tx and rx status signals by creating a signaltap file , but the signals are not being captured .
Below i have put a screenshot of the signaltap window.

ZiYing_Intel
従業員
2,098件の閲覧回数

Hi Vamsi_21,

 

I just get to know that the EyeQ is no longer supported in A10 devices. It seems to be due to some issue with the EyeQ result. Please avoid using the EyeQ.

 

Best regards,

zying


Vamsi_21
新規コントリビューター I
2,017件の閲覧回数

Hi, 
Iam not using EyeQ, instead iam using signal tap logic analyzer to monitor the tx and rx status signals.

ZiYing_Intel
従業員
1,839件の閲覧回数

Hi Vamsi_21,

 

Can you check how many jtag service ports and what index number of desired port by "get_service_paths master" command in the system console?

 

This index number is used in the "hwtest/basic/basic.tcl".

 

Best regards,

zying


ZiYing_Intel
従業員
1,780件の閲覧回数

Hi Vamsi,


I already sent the example design to your email and please check your email.


Best regards,

zying


Vamsi_21
新規コントリビューター I
1,749件の閲覧回数
ZiYing_Intel
従業員
1,707件の閲覧回数

Hi Vamsi,


Thanks for your reply. I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread.


Best regards,

zying


返信