FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

UART IP - input clock

Altera_Forum
Honored Contributor II
1,010 Views

Hello,  

 

I'm using a MAX10 FPGA and I'm trying to generate a UART IP core. During the generation process, after I select the buad rate, stop, parity bits, I get an error "the input clock frequency must be known at generation time". This error makes sense. But how do I set the clock frequency? I've looked though various menus, and did not find anything.  

 

 

Thank you.  

Alin
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
205 Views

Hi, 

 

Refer below link 

https://www.altera.com/support/support-resources/knowledge-base/ip/2018/error--rs232_0--the-input-cl... 

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance. 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Reply